

#### True +3.0V to +5.5V RS-232 Transceivers

#### **[FEATURES](www.umw-ic.com)**

- Meets true EIA/TIA-232-F Standards from a +3.0V to +5.5V power supply
- Minimum 120Kbps Data Rate Under Full Load
- 1µA Low-Power Shutdown with Receivers Active (ADM3222A)
- Enhanced ESD Specifications: ±15kV Human Body Model ±15kV IEC1000-4-2 Air Discharge ±8kV IEC1000-4-2 Contact Discharge



#### **DESCRIPTION**

The ADM3222A/3232E series is an RS-232 transceiver solution intended for portable or handheld applications such as notebook or palmtop computers. The ADM3222A/3232E series has a high-efficiency, charge-pump power supply that requires only 0.1µF capacitors in 3.3V operation.This charge pump allows the ADM3222A/3232E series to deliver true RS-232 performance from a single power supply ranging from +3.3V to +5.0V.The ADM3222A/3232E are 2-driver/2-receiver devices. This series is ideal for portable or handheld applications such as notebook or palmtop computers.The ESD tolerance of the ADM3222A/3232E devices are over ±15kV for both Human Body Model and IEC1000-4-2 Air discharge test methods.The ADM3222A device has a low-power shutdown mode where the devices' driver outputs and charge pumps are disabled.During shutdown, the supply current falls to less than  $1\mu$ A.

#### **SELECTION TABLE**





### True +3.0V to +5.5V RS-232 Transceivers

#### **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the [device at these ratings or any other](www.umw-ic.com) above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device.





18-pin SOP (derate  $15.7 \text{mW}$ /°C above +70°C) ... 1260mW 16-pin SOP (derate 13.57mW/°C above +70°C) .. 1086mW

**NOTE 1**: V+ and V- can have maximum magnitudes of 7V, but their absolute difference cannot exceed 13V.

#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise noted, the following specifications apply for  $V_{\text{CC}} = +3.0V$  to  $+5.0V$  with  $T_{\text{AMB}} = T_{\text{MIN}}$  to  $T_{\text{MAX}}$ 





### True +3.0V to +5.5V RS-232 Transceivers

#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise noted, the following specifications apply for  $V_{CC} = +3.0V$  to  $+5.0V$  with  $T_{AMB} = T_{MIN}$  to  $T_{MAX}$ . Typical Values apply at  $V_{\text{CC}} = +3.3V$  or  $+5.0V$  and  $T_{\text{AMB}} = 25^{\circ}\text{C}$ .



**NOTE 2:** Driver input hysteresis is typically 250mV.



#### True +3.0V to +5.5V RS-232 Transceivers

#### **TYPICAL PERFORMANCE CHARACTERISTICS**

[Unless otherwise noted, the followi](www.umw-ic.com)ng performance characteristics apply for  $V_{cc}$  = +3.3V, 120kbps data rates, all drivers loaded with 3kΩ,  $0.1\mu$ F charge pump capacitors, and T<sub>AMB</sub> = +25°C.





*Figure 1. Transmitter Output Voltage VS. Load Capacitance for the ADM3222 and the ADM3232*





*Figure 3. Supply Current VS. Load Capacitance when Transmitting Data for the ADM3222 and the ADM3232*



# True +3.0V to +5.5V RS-232 Transceivers



*Table 1. Device Pin Description*





*Figure 4. Pinout Configurations for the ADM3222A*



*Figure 5. Pinout Configuration for the ADM3232E*





*Figure 6. ADM3222A Typical Operating Circuits*



*Figure 7. ADM3232E Typical Operating Circuit*



#### True +3.0V to +5.5V RS-232 Transceivers

#### **DESCRIPTION**

The [ADM3222A/3232E](www.umw-ic.com) transceivers meet the EIA/ TIA-232 and V.28/V.24 communication protocols and can be implemented in battery-powered, portable, or hand-held applications such as notebook or palmtop computers. The ADM3222A/ 3232E devices all feature proprietary on-board charge pump circuitry that generates 2

x  $V_{cc}$  for RS-232 voltage levels from a single +3.0V to +5.5V power supply. This series is ideal for +3.3V-only systems, mixed +3.3V to +5.5V systems, or +5.0V-only systems that require true RS-232 performance. The ADM3222A/ 3232E series have drivers that operate at a typical data rate of 235Kbps fully loaded.

The ADM3222A and ADM3232E are 2-driver/2-receiver devices ideal for portable or hand-held applications.The ADM3222A features a 1µA shutdown mode that reduces power consumption and extends battery life in portable systems. Its receivers remain active in shutdown mode, allowing external devices such as modems to be monitored using only 1µA supply current.

#### **THEORY OF OPERATION**

The ADM3222A/3232E series are made up of three basic circuit blocks: 1. Drivers, 2. Receivers, and 3. the Sipex proprietary charge pump.

#### **Drivers**

The drivers are inverting level transmitters that convert TTL or CMOS logic levels to ±5.0V EIA/TIA-232 levels inverted relative to the input logic levels. Typically, the RS-232 output voltage swing is ±5.5V with no load and at least ±5V minimum fully loaded. The driver outputs are protected against infinite short-circuits to ground without degradation in reliability. Driver outputs will meet EIA/TIA-562 levels of ±3.7V with supply voltages as low as 2.7V.

The drivers typically can operate at a data rate of 235Kbps. The drivers can guarantee a data rate of 120Kbps fully loaded with 3KΩ in parallel with 1000pF, ensuring compatibility with PC-to-PC communication software.

The slew rate of the driver output is internally limited to a maximum of 30V/µs in order to meet the EIA standards (EIA RS-232D 2.1.7, Paragraph 5). The transition of the loaded output from HIGH to LOW also meets the monotonicity requirements of the standard.

The ADM3222A/3232E drivers can maintain high data rates up to 235Kbps fully loaded. *Figure 8*  shows a loopback test circuit used to test the RS-232 drivers. *Figure 9* shows the test results of the loopback circuit with all drivers active at 120Kbps with RS-232 loads in parallel with 1000pF capacitors. *Figure 10* shows the test results where one driver was active at 235Kbps and all drivers loaded with an RS-232 receiver in parallel with a 1000pF capacitor. A solid RS-232 data transmission rate of 120Kbps provides compatibility with many designs in personal computer peripherals and LAN applications.

The ADM3222A driver's output stages are turned off (tri-state) when the device is in shutdown mode. When the power is off, the ADM3222A device permits the outputs to be driven up to  $\pm 12V$ . The driver's inputs do not have pull-up resistors.Designers should connect unused inputs to  $V_{cc}$  or GND.

In the shutdown mode, the supply current falls to less than  $1\mu$ A, where  $\overline{\text{SHDN}} = \text{LOW}$ . When the ADM3222A device is shut down, the device's driver outputs are disabled (tri-stated) and the charge pumps are turned off with V+ pulled down to  $V_{cc}$  and V- pulled to GND. The time required to exit shutdown is typically 100µs. Connect SHDN to  $V_{cc}$  if the shutdown mode is not used. SHDN has no effect on RxOUT or RxOUTB. As they become active, the two driver outputs go to opposite RS-232 levels where one driver input is HIGH and the other LOW. Note that the drivers are enabled only when the magnitude of V- exceeds approximately 3V.





*Figure 8. ADM3222A/3232E Driver Loopback Test Circuit*



*Figure 9. Driver Loopback Test Results at 120kbps Figure 10. Driver Loopback Test Results at 235kbps*



### True +3.0V to +5.5V RS-232 Transceivers

#### **Receivers**

The receivers convert EIA/TIA-232 levels to [TTL or CMOS logic output le](www.umw-ic.com)vels. All receivers have an inverting tri-state output. These receiver outputs (RxOUT) are tri-stated when the enable control  $EN = HIGH$ . In the shutdown mode, the receivers can be active or inactive. EN has no effect on TxOUT. The truth table logic of the ADM3222A/3232E driver and receiver outputs can be found in *Table 2*.

Since receiver input is usually from a transmission line where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 300mV. This ensures that the receiver is virtually immune to noisy transmission lines. Should an input be left unconnected, a 5kΩ pulldown resistor to ground will commit the output of the receiver to a HIGH state.

#### **Charge Pump**

The charge pump uses a unique approach compared to older less–efficient designs. The charge pump still requires four external capacitors, but uses a four–phase voltage shifting technique to attain symmetrical 5.5V power supplies. The internal power supply consists of a regulated dual charge pump that provides output voltages 5.5V regardless of the input voltage ( $V_{cc}$ ) over the +3.0V to +5.5V range.



*Control*

In most circumstances, decoupling the power supply can be achieved adequately using a  $0.1\mu$ F bypass capacitor at C5 (refer to *Figures 6* and *7*). In applications that are sensitive to power-supply noise, decouple  $V_{cc}$  to ground with a capacitor of the same value as charge-pump capacitor C1. Physically connect bypass capacitors as close to the IC as possible.

The charge pumps operate in a discontinuous mode using an internal oscillator. If the output voltages are less than a magnitude of 5.5V, the charge pumps are enabled. If the output voltage exceed a magnitude of 5.5V, the charge pumps are disabled. This oscillator controls the four phases of the voltage shifting. A description of each phase follows.

#### **Phase 1**

 $-V_{ss}$  charge storage — During this phase of the clock cycle, the positive side of capacitors  $C_1$ and  $C_2$  are initially charged to  $V_{CC}$ .  $C_1^+$  is then switched to GND and the charge in  $C_1^-$  is transferred to  $C_2^-$ . Since  $C_2^+$  is connected to  $V_{CC}$ , the voltage potential across capacitor  $C_2$  is now 2 times  $V_{cc}$ .

#### **Phase 2**

 $-V_{ss}$  transfer — Phase two of the clock connects the negative terminal of  $C_2$  to the  $V_{ss}$ storage capacitor and the positive terminal of  $C_2$ to GND. This transfers a negative generated voltage to  $C_3$ . This generated voltage is regulated to a minimum voltage of -5.5V. Simultaneous with the transfer of the voltage to  $C_3$ , the positive side of capacitor  $C<sub>1</sub>$  is switched to  $V<sub>CC</sub>$ and the negative side is connected to GND.

#### **Phase 3**

 $-V_{\text{DD}}$  charge storage — The third phase of the clock is identical to the first phase — the charge transferred in  $C_1$  produces  $-V_{cc}$  in the negative terminal of  $C_1$ , which is applied to the negative side of capacitor  $C_2$ . Since  $C_2^+$  is at  $V_{CC}$ , the  $V_{\text{c}}$  is 2 times  $V_{\text{c}}$ . Truth Table Logic for Shutdown and Enable

### True +3.0V to +5.5V RS-232 Transceivers ADM3222A/3232E

#### **Phase 4**

 $-V_{\text{DD}}$  transfer — The fourth phase of the clock [connects the negative term](www.umw-ic.com)inal of  $C<sub>2</sub>$  to GND, and transfers this positive generated voltage across  $C_2$  to  $C_4$ , the  $V_{DD}$  storage capacitor. This voltage is regulated to  $+5.5V$ . At this voltage, the internal oscillator is disabled. Simultaneous with the transfer of the voltage to  $C_4$ , the positive side of capacitor  $C_1$  is switched to  $V_{CC}$  and the negative side is connected to GND, allowing the charge pump cycle to begin again. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both V+ and V– are separately generated from  $V_{cc}$ ; in a no–load condition V<sup>+</sup> and V<sup>-</sup> will be symmetrical. Older charge pump approaches that generate  $V$ <sup>-</sup> from  $V$ <sup>+</sup> will show a decrease in the magnitude of  $V^-$  compared to  $V^+$  due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250kHz. The external capacitors can be as low as 0.1µF with a 16V breakdown voltage rating.

#### **ESD Tolerance**

The ADM3222A/3232E series incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients.The improved ESD tolerance is at least ±15kV without damage nor latch-up.

There are different methods of ESD testing applied:

> a) MIL-STD-883, Method 3015.7 b) IEC1000-4-2 Air-Discharge c) IEC1000-4-2 Direct Contact

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD-883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's

potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in *Figure 17*. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the ICs tend to be handled frequently.

The IEC-1000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside environment and human presence. The premise with IEC1000-4-2 is that the system is required to withstand an amount of static electricity when ESD is applied to points and surfaces of the equipment that are accessible to personnel during normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC1000-4-2 is shown on *Figure 18*. There are two methods within IEC1000-4-2, the Air Discharge method and the Contact Discharge method.

With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the discharge current rather than the discharge voltage. Variables with an air discharge such as approach speed of the object carrying the ESD potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed.



*Figure 14. Charge Pump Waveforms*





*Figure 16. Charge Pump — Phase 4*

#### True +3.0V to +5.5V RS-232 Transceivers



*Figure 17. ESD Test Circuit for Human Body Model*

The Contact Discharge Method applies the ESD current directly to the EUT. This method was devised to reduce the unpredictability of the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the air-gap arc. In situations such as hand held systems, the ESD charge can be directly discharged to the equipment from a person already holding the equipment. The current is transferred on to the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC.

The circuit models in *Figures 17* and *18* represent the typical ESD testing circuits used for all three methods. The  $C_S$  is initially charged with the DC power supply when the first switch (SW1) is on. Now that the capacitor is charged, the second switch (SW2) is on while SW1 switches off. The voltage stored in the capacitor is then applied through  $R<sub>S</sub>$ , the current limiting resistor, onto the device under test (DUT). In ESD tests, the SW2 switch is pulsed so that the device under test receives a duration of voltage.



*Figure 18. ESD Test Circuit for IEC1000-4-2*



### True +3.0V to +5.5V RS-232 Transceivers

For the Human Body Model, the current limiting resistor  $(R<sub>s</sub>)$  and the source capacitor  $(C_s)$  are 1.5k $\Omega$  an 100pF, respectively. For IEC-1000-4-2, the current limiting resistor  $(R<sub>s</sub>)$ and the source capacitor ( $C_{\rm s}$ ) are 330 $\Omega$  an 150pF, respectively.

The higher  $C_s$  value and lower  $R_s$  value in the IEC1000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.



*Figure 19. ESD Test Waveform for IEC1000-4-2*



*Table 3. Transceiver ESD Tolerance Levels*



#### True +3.0V to +5.5V RS-232 Transceivers

#### **PACKAGE: SOP-18**

UNIT: [mm](www.umw-ic.com)



#### **PACKAGE: SOP-16**

UNIT: mm









