

UC2842/43/44/45

Description


The 2842/43/44/45 are fixed frequency current mode PWM controller. They are specially designed for OFF-Line and DC to DC converter applications with a minimal external components. Internally implemented circuits include a trimmed oscillator for precise duty cycle control, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totempole output ideally suited for driving a power MOSFET. Protection circuitry includes built undervoltage lockout and current limiting. The 2842 and 2844 have UVLO thresholds of 16 V (on) and 10 V (off). The corresponding thresholds for the 2843/45 are 8.4V (on) and 7.6V (off). The 2842 and 2843 can operate within 100% duty cycle. The 2844 and 2845 can operate within 50% duty cycle.

The 284X has Start-Up Current 0.5mA (typ).


Features

- Low Start-Up and Operating Current
- High Current Totem Pole Output
- Undervoltage Lockout With Hysteresis
- Operating Frequency Up To 500KHz





Block diagram



Absolute Maximum Ratings

Symbol	Parameter	Maximum	Units
V _{cc}	Supply Voltage (low impedance source)	30	V
Ιo	Output Current	±1	A
Vi	Input Voltage (Analog Inputs pins 2,3)	-0.3 to 5.5	V
I _{SINK (E.A)}	Error Amp Output Sink Current	10	mA
Po	Power Dissipation ($T_A=25^{\circ}C$)	1	W
Tstg	Storage Temperature Range	-65 to150	°C
TL	Lead Temperature (soldering 5 sec.)	260	°C
ТА	Operating Ambient Temperature	-25 to +85	°C

EVVOSEMI[®] THINK CHANGE DC

UC2842/43/44/45

Electrical characteristics

Characteristics	Symbol	Test Conditions		Min	Тур	Max	Units
Reference Section							
Reference Output Voltage	Vref	$T_{J} = 25^{\circ}C, I_{REF} = 1 \text{ mA}$		4.9	5.0	5.1	V
Line Regulation	ΔV_{REF}	12V ≤ Vcc ≤ 25 V			6.0	20	mV
Load Regulation	ΔV_{REF}	$1 \text{ mA} \leq I_{\text{Ref}} \leq 20 \text{mA}$			6.0	25	_
Short Circuit Output Current	lsc	$T_A = 25^{\circ}C$			-100	-180	mA
Oscillator Section		R		I			
	f	T _J = 25°C	284X	47	50	57	
Oscillation Frequency			284X	47	52	57	- KHz
Frequency Change with Voltage	Δf/ΔV _{cc}	12V ≤ Vcc ≤ 3			0.05	1.0	%
Oscillator Amplitude	V _(OSC)	(peak to peak)			1.6		V
Error Amplifier Section	•(030)	(pour to pour)					
Input Bias Current	I _{BIAS}	V _{FB} =3V			-0.1	-2	μA
Input Voltage	V _{I(E.A)}	$V_{\text{pin1}} = 2.5 \text{V}$		2.42	2.5	2.58	V
Open Loop Voltage Gain	A _{VOL}	$V_{\text{pin1}} = 2.3V$ $2V \leq V_0 \leq 4V$,	65	90	2.00	v
Power Supply Rejection Ratio	PSRR			60	70		dB
Output Sink Current		$12V \leq V_{CC} \leq 25V$		2	7		mA
Output Sink Current		$V_{pin2} = 2.7V, V_{pin1} = 1.1V$		-0.5	-1.0		
•	ISOURCE	$V_{pin2} = 2.3V, V_{pin1} = 5V$					mA
High Output Voltage	Vон	$V_{pin2} = 2.3V$, $R_L = 15K\Omega$ to GND		5.0	6.0		- V
Low Output Voltage	Vol	$V_{pin2} = 2.7V, R_L =$	15KΩ to PIN 8		0.8	1.1	
Current Sense Section	1	1				-	
Gain	Gv	(Note 1 & 2)		2.85	3.0	3.15	V/V
Maximum Input Signal	V _{I(MAX)}	V _{pin1} = 5V (Note1)		0.9	1.0	1.1	V
Supply Voltage Rejection	SVR	$12V \leqslant V_{CC} \leqslant 25 V (Note 1)$			70		dB
Input Bias Current	I _{BIAS}	V _{pin3} = 3V			-3.0	-10	μA
Output Section							-
Low Output Voltage	V _{OL}	I _{SINK} = 20 mA			0.08	0.4	
		I _{SINK} = 200 mA			1.4	2.2	V
High Output Voltage	V _{он}	I _{SINK} = 20 mA		13	13.5		
		$I_{SINK} = 200 \text{ mA}$		12	13.0		
Rise Time	tR	$T_J = 25^{\circ}C, C_L = 1nF$ (Note 3)			45	150	nS
Fall Time	t⊧	$T_{\rm J} = 25^{\circ}$ C, $C_{\rm L} = 1$ nF (Note 3)			35	150	
Undervoltage Lockout Section	•	•		•		•	
Start Theshold	V _{TH(ST)}		2842/44	14.5	16.0	17.5	
			2843/45	7.8	8.4	9.0	- V
Min. Operating Voltage	V _{OPR(min)}			10	11.5		
(After Turn On)		2843/45		7.0	7.6	8.2	- V
PWM Section		1		I			
Max. Duty Cycle	D _(MAX)	2842/43		95	97	100	
	_ (10000)		2844/45	47	48	50	- %
Min. Duty Cycle	D _(MAX)					0	
Total Standby Current		L		I	1	ı v	
Start-Up Current	I _{ST}	284X		1	0.05		
Operating Supply Current						17	— mA
Zener Voltage	Vz	$V_{\text{pin3}} = V_{\text{pin2}} = 0V$		30	13 38	17	V
Zener vullage	٧Z	I _{CC} =25 mA		30	30		V

 Zener Voltage
 Vz
 Icc=25 mA

 * - Adjust Vcc above the start threshold before setting it to 15V.

Note 1: Parameter measured at trip point of latch with V_{pin2}=0. Note 2: Gain defined as $A=\Delta V_{pin1}/\Delta V_{pin3}$; $0 \le V_{pin3} \le 0.8V$. Note 3: These parameters, although guaranteed, are not 100% tested in production.



Pin functions

Ν	Function	Description	
1	COMP	This pin is the Error Amplifier output and is made for loop compensation.	
2	V _{FB}	This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.	
3	I _{SENSE}	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.	
4	R _T /C _T	The oscillator frequency and maximum Output duty cycle are programmed by connecting resistor R_T to V_{ref} and capacitor C_T to ground.	
5	GROUND	This pin is the combined control circuitry and power ground.	
6	OUTPUT	This output directly drives the gate of a power MOSFET. Peak currents up to 1A are sourced and sink by this pin.	
7	V _{cc}	This pin is the positive supply of the integrated circuit.	
8	V _{ref}	This is the reference output. It provides charging current for capacitor C_T through resistor R_T .	

Application information






Figure 1. Error Amp Configuration











Figure 3. Current Sense Circuit

EVVOSEMI[®]

UC2842/43/44/45









SCR must be selected for a holding current of less than 0.5mA. The simple two transistor circuit can be used in place of the SCR as shown.

Figure 5. Latched Shutdown










Figure 7. External Clock Synchronization




Figure 8. Soft-Start Circuit

EVVOSEMI[®] THINK CHANGE DO

UC2842/43/44/45






Figure 1. Timing Resistor vs. Oscillator Frequency









Figure 3. Maximum Output Duty Cycle vs. Timing Resistor (UC3842/43)











.,




Figure 9. Oscillator and Output Waveforms

Ordering information

Order code Package		Baseqty	Deliverymode	
UC2842B	SOP-8	2500	Tape and reel	
UC2843B	SOP-8	2500	Tape and reel	
UC2844B	SOP-8	2500	Tape and reel	
UC2845B	SOP-8	2500	Tape and reel	