



ESD




TVS



MOS



LDO



Diode



Sensor



DC-DC

## Product Specification

▶ Domestic Part Number	IRFP064N
▶ Overseas Part Number	IRFP064N
▶ Equivalent Part Number	IRFP064N




EV is the abbreviation of name EVVO


**N-Channel MOSFET**

- Advanced Process Technology
- Ultra Low On-Resistance
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated

TO-247AC

**Description**

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole.


 $V_{DSS} = 55V$  $R_{DS(on)} = 0.008\Omega$  $I_D = 110A @ 6$ **Absolute Maximum Ratings**

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	110 @ 6	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	80 @ 6	
$I_{DM}$	Pulsed Drain Current ① ⑤	390	
$P_D @ T_C = 25^\circ C$	Power Dissipation	200	W
	Linear Derating Factor	1.3	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
$E_{AS}$	Single Pulse Avalanche Energy ② ⑤	480	mJ
$I_{AR}$	Avalanche Current ①	59	A
$E_{AR}$	Repetitive Avalanche Energy ①	20	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ ③ ⑤	5.0	V/ns
$T_J$	Operating Junction and	-55 to + 175	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	


**Thermal Resistance**

	Parameter	Typ.	Max.	Units
$R_{θJC}$	Junction-to-Case	—	0.75	°C/W
$R_{θCS}$	Case-to-Sink, Flat, Greased Surface	0.24	—	
$R_{θJA}$	Junction-to-Ambient	—	40	

**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**





	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	55	—	—	V	$V_{\text{GS}} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.057	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$ ⑤
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.008	$\Omega$	$V_{\text{GS}} = 10\text{V}$ , $I_D = 59\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	42	—	—	S	$V_{\text{DS}} = 25\text{V}$ , $I_D = 59\text{A}$ ⑤
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{\text{DS}} = 55\text{V}$ , $V_{\text{GS}} = 0\text{V}$
		—	—	250		$V_{\text{DS}} = 44\text{V}$ , $V_{\text{GS}} = 0\text{V}$ , $T_J = 150^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$
$Q_g$	Total Gate Charge	—	—	170	nC	$I_D = 59\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	—	32		$V_{\text{DS}} = 44\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	—	74		$V_{\text{GS}} = 10\text{V}$ , See Fig. 6 and 13 ④⑤
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	14	—	ns	$V_{\text{DD}} = 28\text{V}$
$t_r$	Rise Time	—	100	—		$I_D = 59\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	43	—		$R_G = 2.5\Omega$
$t_f$	Fall Time	—	70	—		$R_D = 0.39\Omega$ , See Fig. 10④⑤
$L_D$	Internal Drain Inductance	—	5.0	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
$L_S$	Internal Source Inductance	—	13	—		
$C_{\text{iss}}$	Input Capacitance	—	4000	—	pF	$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	1300	—		$V_{\text{DS}} = 25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	480	—		$f = 1.0\text{MHz}$ , See Fig. 5⑤


**Source-Drain Ratings and Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	110⑥		MOSFET symbol showing the integral reverse p-n junction diode. 
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	390		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}$ , $I_S = 59\text{A}$ , $V_{\text{GS}} = 0\text{V}$ ④
$t_{\text{rr}}$	Reverse Recovery Time	—	110	170	ns	$T_J = 25^\circ\text{C}$ , $I_F = 59\text{A}$ $di/dt = 100\text{A}/\mu\text{s}$ ④⑤
$Q_{\text{rr}}$	Reverse Recovery Charge	—	450	680	nC	


**Notes:**

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ②  $V_{\text{DD}} = 25\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 190\mu\text{H}$   
 $R_G = 25\Omega$ ,  $I_{AS} = 59\text{A}$ . (See Figure 12)
- ③  $I_{SD} \leq 59\text{A}$ ,  $di/dt \leq 290\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  
 $T_J \leq 175^\circ\text{C}$
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ⑤ Uses IRF3205 data and test conditions
- ⑥ Calculated continuous current based on maximum allowable junction temperature; for recommended current-handling of the package refer to Design Tip # 93-4


**Fig 1.** Typical Output Characteristics**Fig 2.** Typical Output Characteristics**Fig 3.** Typical Transfer Characteristics**Fig 4.** Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area


# IRFP064N




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature








**Fig 10a.** Switching Time Test Circuit





**Fig 10b.** Switching Time Waveforms



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

**Fig 12a.** Unclamped Inductive Test Circuit**Fig 12b.** Unclamped Inductive Waveforms**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current**Fig 13a.** Basic Gate Charge Waveform**Fig 13b.** Gate Charge Test Circuit

### Peak Diode Recovery dv/dt Test Circuit





\*  $V_{GS} = 5V$  for Logic Level Devices

**Fig 14.** For N-Channel HEXFETS

## Package Outline

### TO-247AC Outline

Dimensions are shown in millimeters (inches)



#### NOTES:

- 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
- 2 CONTROLLING DIMENSION : INCH.
- 3 CONFORMS TO JEDEC OUTLINE TO-247-AC.

#### LEAD ASSIGNMENTS

- 1 - GATE
- 2 - DRAIN
- 3 - SOURCE
- 4 - DRAIN

## Disclaimer

EVVOSEMI ("EVVO") reserves the right to make corrections, enhancements, improvements, and other changes to its products and services at any time, and to discontinue any product or service without notice.

EVVO warrants the performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used as deemed necessary by EVVO to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Customers should obtain and confirm the latest product information and specifications before final design, purchase, or use. EVVO makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does EVVO assume any liability for application assistance or customer product design. EVVO does not warrant or accept any liability for products that are purchased or used for any unintended or unauthorized application.

EVVO products are not authorized for use as critical components in life support devices or systems without the express written approval of EVVOSEMI.

The EVVO logo and EVVOSEMI are trademarks of EVVOSEMI or its subsidiaries in relevant jurisdictions. EVVO reserves the right to make changes without further notice to any products herein.