















ESD

TVS

MOS

LDO

Diode

Sensor

DC-DC

Product Specification

Domestic Part Number	ESD7504MUTAG
Overseas Part Number	ESD7504MUTAG
▶ Equivalent Part Number	ESD7504MUTAG






The ESD7504 surge protection is designed to protect high speed data lines from ESD. Ultra-low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines. The flow-through style package allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance between high speed differential lines such as USB 3.0.

10	[9]	8	7	[6]
[1]	[2]	3	[4]	[5]

Features

- Low Capacitance (0.55 pF Max, I/O to GND)
- Protection for the Following IEC Standards: IEC 61000-4-2 (Level 4)
- Low ESD Clamping Voltage
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant



Typical Applications

- USB 3.0
- eSATA 1.0/2.0/3.0
- HDMI 1.3/1.4
- Display Port

Pin	Name	Description
1	IO	Connect to IO
2	IO	Connect to IO
3	GND	Connect to GND
4	IO	Connect to IO
5	IO	Connect to IO
6	NC	NO Connection
7	NC	NO Connection
8	GND	Connect to GND
9	NC	NO Connection
10	NC	NO Connection

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	TJ	-55 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	T_L	260	°C
IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD)	ESD ESD	±15 ±15	kV kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Symbol	Parameter			
I _{PP}	Maximum Peak Pulse Current			
V _C	Clamping Voltage @ I _{PP}			
V_{RWM}	Working Peak Reverse Voltage			
I _R	Maximum Reverse Leakage Current @ V _{RWM}			
V_{BR}	Breakdown Voltage @ I _T			
Ι _Τ	Test Current			
R _{DYN}	Dynamic Resistance			

^{*}See Application Note AND8308/D for detailed explanations of datasheet parameters.



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Parameter	Symbol	Conditions		Тур	Max	Unit
Reverse Working Voltage	V_{RWM}	I/O Pin to GND			3.3	V
Breakdown Voltage	V_{BR}	I _T = 1 mA, I/O Pin to GND		5.0		V
Reverse Leakage Current	I _R	V _{RWM} = 3.3 V, I/O Pin to GND			1.0	μΑ
Clamping Voltage (Note 1)	V _C	IEC61000-4-2, ±8 kV Contact		Figures 1 a	and 2	٧
Clamping Voltage TLP (Note 2) See Figures 5 through 6	V _C	$ \begin{aligned} & \text{I}_{\text{PP}} = 8 \text{A} \\ & \text{I}_{\text{PP}} = -8 \text{A} \end{aligned} \right\} \begin{aligned} & \text{IEC } 61000 - 4 - 2 \text{ Level } 2 \text{ equivalent} \\ & (\pm 4 \text{ kV Contact}, \pm 4 \text{ kV Air}) \end{aligned} $ $ \begin{aligned} & \text{I}_{\text{PP}} = 16 \text{A} \\ & \text{I}_{\text{PP}} = -16 \text{A} \end{aligned} \right\} \end{aligned} \end{aligned} \right\} \end{aligned} \end{aligned}$		10.2 -4.5 13.7 -8.1		V
Junction Capacitance	CJ	V _R = 0 V, f = 1 MHz between I/O Pins and GND			0.55	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 1. For test procedure see Figures 3 and 4
- 2. ANSI/ESD STM5.5.1 Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: $Z_0 = 50 \Omega$, $t_p = 100$ ns, $t_r = 4$ ns, averaging window; $t_1 = 30$ ns to $t_2 = 60$ ns.




Figure 1. IEC61000-4-2 +8 kV Contact Clamping Voltage




Figure 2. IEC61000-4-2 -8 kV Contact Clamping Voltage



IEC 61000-4-2 Spec.

	_			
Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 3. IEC61000-4-2 Spec





Figure 4. Diagram of ESD Clamping Voltage Test Setup

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for largersystems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. That has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes.



PACKAGE DIMENSIONS



Dimensions in Millimeter							
Symbol	Min.	Nom.	Max.	Symbol	Min.	Nom.	Max.
Α	0.500	0.550	0.600	D	2.450	2.500	2.550
A1	0.00	1	0.05	E	0.950	1.00	1.050
A2	0.122	0.152	0.200	е	0.450	0.500	0.550
b	0.150	0.200	0.250	h	0.080	0.120	0.150
b1	0.200	0.250	0.300	k	0.150	0.200	0.250
b2	0.350	0.400	0.450	L	0.350	0.400	0.450
L1		0.075		L2		0.05	
φ	0.150	0.200	0.250				

Table-5 Product dimensions

Ordering information

Order code	Package	Baseqty	Deliverymode
ESD7504MUTAG	DFN2510	3000	Tape and reel



Disclaimer

EVVOSEMI ("EVVO") reserves the right to make corrections, enhancements, improvements, and other changes to its products and services at any time, and to discontinue any product or service without notice.

EVVO warrants the performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used as deemed necessary by EVVO to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Customers should obtain and confirm the latest product information and specifications before final design, purchase, or use. EVVO makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does EVVO assume any liability for application assistance or customer product design. EVVO does not warrant or accept any liability for products that are purchased or used for any unintended or unauthorized application.

EVVO products are not authorized for use as critical components in life support devices or systems without the express written approval of EVVOSEMI.

The EVVO logo and EVVOSEMI are trademarks of EVVOSEMI or its subsidiaries in relevant jurisdictions. EVVO reserves the right to make changes without further notice to any products herein.