




ESD




TVS




MOS



LDO



Diode



Sensor



DC-DC

Product Specification

▶ Domestic Part Number	IRF9358
▶ Overseas Part Number	IRF9358
▶ Equivalent Part Number	IRF9358



Dual P-Channel Enhancement Mode MOSFET

Description


The IRF9358 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

$V_{DS} = -30V, I_D = -11A$

$R_{DS(ON)} < 18m \Omega @ V_{GS} = -10V$

$R_{DS(ON)} < 27m \Omega @ V_{GS} = -4.5V$



Application

PWM application

Load switch

Dual P-Channel MOSFET

Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Limit	Unit
V_{DS}	Drain-Source Voltage	-30	V
V_{GS}	Gate-Source Voltage	± 20	V
I_D	Drain Current-Continuous	-11	A
I_{DM}	Drain Current-Pulsed (Note 1)	-40	A
P_D	Maximum Power Dissipation	3.7	W
T_J, T_{STG}	Operating Junction and Storage Temperature Range	-55 To 150	$^\circ C$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 2)	33.8	$^\circ C/W$

Dual P-Channel Enhancement Mode MOSFET

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise specified)







Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_D = -250\mu\text{A}$	-30	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}}= -30\text{V}, V_{\text{GS}}=0\text{V},$	-	-	-1	μA
I_{GSS}	Gate to Body Leakage Current	$V_{\text{DS}}=0\text{V}, V_{\text{GS}}= \pm 20\text{V}$	-	-	± 100	nA
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_D = -250\mu\text{A}$	-1.0	-1.6	-2.5	V
$R_{\text{DS}(\text{on})}$ Note3	Static Drain-Source on-Resistance	$V_{\text{GS}}= -10\text{V}, I_D = -10\text{A}$	-	14	18	$\text{m}\Omega$
		$V_{\text{GS}}= -4.5\text{V}, I_D = -5\text{A}$	-	20	27	
C_{iss}	Input Capacitance	$V_{\text{DS}}= -15\text{V}, V_{\text{GS}}=0\text{V}, f=1.0\text{MHz}$	-	1330	-	pF
C_{oss}	Output Capacitance		-	183	-	pF
C_{rss}	Reverse Transfer Capacitance		-	156	-	pF
Q_g	Total Gate Charge	$V_{\text{DS}}= -15\text{V}, I_D = -5\text{A}, V_{\text{GS}}= -10\text{V}$	-	22	-	nC
Q_{gs}	Gate-Source Charge		-	1.0	-	nC
Q_{gd}	Gate-Drain("Miller") Charge		-	1.8	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DD}}= -15\text{V}, I_D = -10\text{A}, V_{\text{GS}}= -10\text{V}$	-	9	-	ns
t_r	Turn-on Rise Time		-	13	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time		-	48	-	ns
t_f	Turn-off Fall Time		-	20	-	ns
I_s	Maximum Continuous Drain to Source Diode Forward Current		-	-	-11	A
I_{SM}	Maximum Pulsed Drain to Source Diode Forward Current		-	-	-40	A
V_{SD}	Drain to Source Diode Forward Voltage	$V_{\text{GS}}=0\text{V}, I_s = -15\text{A}$	-	-0.8	-1.2	V
trr	Reverse Recovery Time	$T_J=25^\circ\text{C}, V_{\text{DD}}= -24\text{V}, I_F=-2.8\text{A}, dI/dt=-100\text{A}/\mu\text{s}$	-	64	-	ns
Q_{rr}	Reverse Recovery Charge		-	25	-	nC

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature






2. EAS condition: $T_J=25^\circ\text{C}, V_{\text{GS}}=10\text{V}, R_G=25\Omega, L=0.5\text{mH}, I_{\text{AS}}=-12.7\text{A}$ 3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 0.5\%$

Dual P-Channel Enhancement Mode MOSFET


Typical Performance Characteristics

Figure 1: Output Characteristics**Figure 2:** Typical Transfer Characteristics**Figure 3:** On-resistance vs. Drain Current**Figure 4:** Body Diode Characteristics**Figure 5:** Gate Charge Characteristics**Figure 6:** Capacitance Characteristics


Dual P-Channel Enhancement Mode MOSFET

Figure 7: Normalized Breakdown Voltage vs. Junction Temperature**Figure 8:** Normalized on Resistance vs. Junction Temperature**Figure 9:** Maximum Safe Operating Area**Figure 10:** Maximum Continuous Drain Current vs. Ambient Temperature**Figure 11:** Maximum Effective Transient Thermal Impedance, Junction-to-Case


Dual P-Channel Enhancement Mode MOSFET

Test Circuit

Dual P-Channel Enhancement Mode MOSFET

SOP-8 Package Outline Dimensions

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.007	0.010
D	4.800	5.000	0.189	0.197
e	1.270 (BSC)		0.050 (BSC)	
E	5.800	6.200	0.228	0.244
E1	3.800	4.000	0.150	0.157
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°



Note:
 1. Controlling dimension: in millimeters.
 2. General tolerance: $\pm 0.05\text{mm}$.
 3. The pad layout is for reference purposes only.

Disclaimer

EVVOSEMI ("EVVO") reserves the right to make corrections, enhancements, improvements, and other changes to its products and services at any time, and to discontinue any product or service without notice.

EVVO warrants the performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used as deemed necessary by EVVO to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Customers should obtain and confirm the latest product information and specifications before final design, purchase, or use. EVVO makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does EVVO assume any liability for application assistance or customer product design. EVVO does not warrant or accept any liability for products that are purchased or used for any unintended or unauthorized application.

EVVO products are not authorized for use as critical components in life support devices or systems without the express written approval of EVVOSEMI.

The EVVO logo and EVVOSEMI are trademarks of EVVOSEMI or its subsidiaries in relevant jurisdictions. EVVO reserves the right to make changes without further notice to any products herein.