



ESD



TVS



MOS



LDO



Diode



Sensor



DC-DC

## Product Specification


▶ Domestic Part Number	HUF76609D3
▶ Overseas Part Number	HUF76609D3
▶ Equivalent Part Number	HUF76609D3



N-Channel Enhancement Mode MOSFET


## Description

The D-PAK is designed for surface mounting using vapor phase, infrared or wave soldering techniques. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.



## Features

$V_{DS}$  (V) = 100V  
 $I_D$  = 9.4A ( $V_{GS}$  = 10V)  
 $R_{DS(ON)}$  = 210mΩ ( $V_{GS}$  = 10V)



TO-252(DPAK) top view


## Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D$ @ $T_C$ = 25°C	Continuous Drain Current, $V_{GS}$ @ 10V	9.4	A
$I_D$ @ $T_C$ = 100°C	Continuous Drain Current, $V_{GS}$ @ 10V	6.6	
$I_{DM}$	Pulsed Drain Current ①⑥	38	
$P_D$ @ $T_C$ = 25°C	Power Dissipation	48	W
	Linear Derating Factor	0.32	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
$E_{AS}$	Single Pulse Avalanche Energy ②⑥	91	mJ
$I_{AR}$	Avalanche Current ①⑥	5.7	A
$E_{AR}$	Repetitive Avalanche Energy ①⑥	4.8	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ ③	5.0	V/ns
$T_J$	Operating Junction and	-55 to + 175	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	


## Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	---	3.1	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB mount) **	---	50	
$R_{\theta JA}$	Junction-to-Ambient	---	110	

**N-Channel Enhancement Mode MOSFET**
**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{GS} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.12	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.21		$V_{GS} = 10\text{V}$ , $I_D = 5.6\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu\text{A}$
$g_{fs}$	Forward Transconductance	2.7	—	—	S	$V_{DS} = 25\text{V}$ , $I_D = 5.7\text{A}$ ⑥
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	25	$\mu\text{A}$	$V_{DS} = 100\text{V}$ , $V_{GS} = 0\text{V}$
		—	—	250		$V_{DS} = 80\text{V}$ , $V_{GS} = 0\text{V}$ , $T_J = 150^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	$\text{nA}$	$V_{GS} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20\text{V}$
$Q_g$	Total Gate Charge	—	—	25	$\text{nC}$	$I_D = 5.7\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	—	4.8		$V_{DS} = 80\text{V}$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	11		$V_{GS} = 10\text{V}$ , See Fig. 6 and 13 ④⑥
$t_{d(on)}$	Turn-On Delay Time	—	4.5	—	$\text{ns}$	$V_{DD} = 50\text{V}$
$t_r$	Rise Time	—	23	—		$I_D = 5.7\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	32	—		$R_G = 22\Omega$
$t_f$	Fall Time	—	23	—		$R_D = 8.6\Omega$ , See Fig. 10 ④⑥
$L_D$	Internal Drain Inductance	—	4.5	—	$\text{nH}$	Between lead, 6mm (0.25in.) from package and center of die contact ⑤
$L_S$	Internal Source Inductance	—	7.5	—		
$C_{iss}$	Input Capacitance	—	330	—	$\text{pF}$	$V_{GS} = 0\text{V}$
$C_{oss}$	Output Capacitance	—	92	—		$V_{DS} = 25\text{V}$
$C_{rss}$	Reverse Transfer Capacitance	—	54	—		$f = 1.0\text{MHz}$ , See Fig. 5 ⑥

**Source-Drain Ratings and Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	9.4	$\text{A}$	MOSFET symbol showing the integral reverse p-n junction diode. 
$I_{SM}$	Pulsed Source Current (Body Diode) ①⑥	—	—	38		
$V_{SD}$	Diode Forward Voltage	—	—	1.3		$T_J = 25^\circ\text{C}$ , $I_S = 5.5\text{A}$ , $V_{GS} = 0\text{V}$ ④
$t_{rr}$	Reverse Recovery Time	—	99	150	$\text{ns}$	$T_J = 25^\circ\text{C}$ , $I_F = 5.7\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	390	580	$\text{nC}$	$dI/dt = 100\text{A}/\mu\text{s}$ ④⑥
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$ )				





**Notes:**


- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ②  $V_{DD} = 25\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 4.7\text{mH}$   $R_G = 25\Omega$ ,  $I_{AS} = 5.7\text{A}$ . (See Figure 12)
- ③  $I_{SD} \leq 5.7\text{A}$ ,  $dI/dt \leq 240\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$
- ⑤ This is applied for I-PAK,  $L_S$  of D-PAK is measured between lead and center of die contact
- ⑥ Uses IRF520N data and test conditions

\*\* When mounted on 1" square PCB (FR-4 or G-10 Material).


For recommended footprint and soldering techniques refer to application note #AN-994

## N-Channel Enhancement Mode MOSFET


**Fig 1.** Typical Output Characteristics**Fig 2.** Typical Output Characteristics**Fig 3.** Typical Transfer Characteristics**Fig 4.** Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area


N-Channel Enhancement Mode MOSFET




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature



**Fig 10a.** Switching Time Test Circuit








**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

## N-Channel Enhancement Mode MOSFET

**Fig 12a.** Unclamped Inductive Test Circuit**Fig 12b.** Unclamped Inductive Waveforms**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current**Fig 13a.** Basic Gate Charge Waveform**Fig 13b.** Gate Charge Test Circuit

N-Channel Enhancement Mode MOSFET

**Package Mechanical Data TO-252**

Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.10		2.50	0.083		0.098
A2	0		0.10	0		0.004
B	0.66		0.86	0.026		0.034
B2	5.18		5.48	0.202		0.216
C	0.40		0.60	0.016		0.024
C2	0.44		0.58	0.017		0.023
D	5.90		6.30	0.232		0.248
D1	5.30REF			0.209REF		
E	6.40		6.80	0.252		0.268
E1	4.63			0.182		
G	4.47		4.67	0.176		0.184
H	9.50		10.70	0.374		0.421
L	1.09		1.21	0.043		0.048
L2	1.35		1.65	0.053		0.065
V1		7°			7°	
V2	0°		6°	0°		6°

**Ordering information**

Order code	Package	Baseqty	Delivery mode
HUF76609D3	TO-252	2500	Tape and reel

## Disclaimer

EVVOSEMI ("EVVO") reserves the right to make corrections, enhancements, improvements, and other changes to its products and services at any time, and to discontinue any product or service without notice.

EVVO warrants the performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used as deemed necessary by EVVO to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Customers should obtain and confirm the latest product information and specifications before final design, purchase, or use. EVVO makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does EVVO assume any liability for application assistance or customer product design. EVVO does not warrant or accept any liability for products that are purchased or used for any unintended or unauthorized application.

EVVO products are not authorized for use as critical components in life support devices or systems without the express written approval of EVVOSEMI.

The EVVO logo and EVVOSEMI are trademarks of EVVOSEMI or its subsidiaries in relevant jurisdictions. EVVO reserves the right to make changes without further notice to any products herein.